

EJ-Debug for Xtensa LX



- ❑ Supports Tensilica licensed Xtensa LX
- ❑ Supports ICE interface specified by Tensilica
- ❑ Supports Tensilica's Diamond Standard Processors
- ❑ Supports TIE, FLIX instruction
- ❑ View and modify internal peripheral registers
- ❑ 4 hardware breakpoints
(Instruction address: 2 points, Data address: 2 points)
- ❑ Unlimited software breakpoints
- ❑ Download to Flash Memory capability
- ❑ Useful for field debugging or maintenance
 - Powered by USB bus(No AC adapter required)
 - Small size(86mm X 101mm X 23mm)
- ❑ Auto-script execution by BATCH button on the hardware unit
 - perfect use in auto-verification of the target on mass production or for updating new versions
- ❑ USB host interfaces for high-speed communication with host computer
- ❑ Sophia's high-level language debugger, Watchpoint®, is included with all Sophia Systems emulators (Windows®98/Me/2000/XP platforms)

Specifications

Target CPU	T1020, T1030, T1040, T1050, Xtensa LX, Xtensa6 ^{*1} Diamond Standard Processors (Supports the ASIC with the on-chip debugging interface)
Target Vcc	Vcc= +1.8 V to 3.6 V
Memory and I/O	Entire space is available to user
Interrupts	Both internal and external interrupts are available to user
Breakpoints and Break Options	<p>Execution address break options:</p> <ul style="list-style-type: none"> • Hardware breakpoints: Instruction:2 points, Data: 2 points* Execution instruction address and memory access can be specified. * The number of hardware breakpoints (BP) will be specified when configuring the CPU. * Upon configuring the CPU, 2 instruction execution addresses and 2 data access addresses must be specified. • Unlimited software breakpoints <p>Other break options: Forced break from the debugger</p>
Flash Memory	Download to target external Flash memory

Note: ^{*1} = The EJ-Debug for Xtensa LX supports Xtensa6, Diamond Standard Processors, but does not support the MMU capability of these CPUs.

Configuration

The EJ-Debug for Xtensa LX provides a high level of software debugging from your PC/AT or notebook computer.

Hardware

A EJ-Debug for XtensaLX system consists of the XtensaLX Probe Set with USB host interface.
(EJ-Debug for Xtensa LX can not be used for other CPUs)

Software

Watchpoint®, a high-level language debugger for Windows®98/Me/2000/XP, is included with the EJ-Debug for Xtensa LX.

Media:

CD-ROM


Supported Tool Chains:

Watchpoint supports the following compilers and supported OS:

Compiler:

Tensilica: C Compiler provided by Tensilica when configuring CPU.

Target ICE Connections



Ordering Information

Part No.	Description
EJD8000E	Probe Set, EJ-Debug for XtensaLX with USB host interface and Watchpoint® debugger for Windows®98/Me/2000/XP

System requirements for Watchpoint® Debugger:

OS: Windows98/Me/2000/XP **Memory:** 32 Mbyte (64 Mbyte recommended)
Hard Disk: 20 Mbyte for installation

Watchpoint is a registered trademark of Sophia Systems Co., Ltd. ARM, Thumb, Multi-ICE, Embedded ICE, and ARM7/9TDMI are registered trademarks of ARM Limited. Windows is a registered trademark of Microsoft Corporation.

All other brands and product names are trademarks or registered trademarks of their respective companies. All configurations are subject to change without notice.



Sophia Systems Co., Ltd.
URL: <http://www.sophia-systems.com>