


## WATCHPOINT Debugger for EJ-SCT OMAP ARM-Cortex JTAG



- Supports Cortex®, ARM11®, ARM9TDMI®, ARM7TDMI®
- Compatible with ARM Multi-ICE interface
- ARM® Thumb® state debugging support, etc. (Thumb, Thumb2, Thumb2EE, UFP, SIMD, etc.)
- Set hardware breakpoints on address & status
- Supports the semi-hosting capability
- Unlimited software breakpoints in RAM and Flash ROM
- Clear, read and program FLASH
- Perfect for field debugging or maintenance.
  - USB bus powered - No AC adapter required.
  - Pocket sized, 86x101x23mm
- Supports ETB capability
- JTAG pod button runs User macro scripts
  - Perfect for hardware test, small run programming and automatic field upgrades.
- Fast USB2.0 PC interface
- EJ-Debug includes WATCHPOINT® for Windows®
- \* Multi-core debugging available as an optional feature.

### Specifications

<b>Target CPU</b>	Cortex, ARM11, ARM9, ARM7 OMAP :CORTEX A8 (OMAP[3410, 3420, 3430, 3440, 3503, 3515, 3525, 3530]) :ARM1136 (OMAP[2420, 2430, 2431]) :ARM926 (OMAP[17xx, 16xx, 15xx, 59xx, 1610, 1611, 1612, 1621, 1710, 5912], TMS320DM[350, 355, 6446]) :ARM7 (TMS[320, 470, etc], OMAP[DM270, 850, 7xx])
<b>Target Vcc</b>	Vcc=+1.8 V to 3.6 V
<b>Memory &amp; I/O</b>	Entire space is available to the User.
<b>Interrupts</b>	Both internal and external interrupts are available to the User.
<b>Breakpoints &amp; Break Options</b>	Hardware breakpoints: Cortex per cpu's capability. ARM7/ARM9: Max 2 hardware breakpoints* on instruction and memory access with specified data. ARM11: Max 7 hardware breakpoints. 3 On instruction address, 2 on the memory and 2 additional points may be specified. Unlimited software breakpoints. Debugger override forced break capability. *ARM7 & 9, Step Over, Step Out, & Run to Cursor functions uses one core H/W BP.
<b>ETB Capability</b>	ETB trace via JTAG for WATCHPOINT option available.
<b>Flash Memory</b>	1. Download a User program directly to the target's external Flash memory. 2. High-speed downloading using the target's memory resources.

# Configuration



CD-ROM



### JTAG CABLE types:

- SCP7500: 20 to 20pin
- CS2801: 20 to 14pin (ARM)
- VK0019 : 20 to 14pin (TI)

### Supported Tool Chains:

WATCHPOINT supports the following compilers and supported OS\*:

#### Compilers:


- TI: Code Composer Studio®
- ARM: ADS, RealView
- Metaware: High C/C++/EC++ for ARM
- Green Hills: GHS
- GAIO: XCC-V
- GNU:
- IAR: EWARM

#### Supported OS:

- NORTi: G-OS PrKERNEL
- VxWorks: Linux iTRON
- Symbian: Windows CE L4μ--kernel

\*Please contact Sophia Systems for the latest tool chain info.

# Target ICE Connections



# Ordering Information

CUSTOMER should PERPARE		Necessary items for Debugger System			Options
HOST PC	CONNECT WITH PC	JTAG EMULATOR (Hardware)	WATCHPOINT Debugger (software)	SUPPORT SERVICE (Software updates)	Optional SOFTWARE
DOS/V & NOTE PC (IBM PC/AT & COMPATIBLE MACHINE)	USB2.0/1.1 CONNECTION	SCD001 EJ-SCT	SCM0790E WP DBG for EJS ARM	SSS001 Sophia Support Service	U4A401 WP4ARMETB * Necessary for ETB trace

### System requirements for WATCHPOINT® Debugger:

OS	Memory	Hard Disk
Windows XP/2000	64 Mbytes	25 Mbyte for installation
Windows Vista	512 Mbytes	25 Mbyte for installation

#### Notes:

- \* Vista (32-bit version): driver software update is required.
- \* Vista (64-bit version): contact Sophia Systems for WATCHPOINT updates.
- \* XP (64-bit version): driver software update is required.
- \* XP (64-bit version): operation-confirmed with AMD's Athlon64.

WATCHPOINT is a registered trademark of Sophia Systems Co., Ltd. ARM, Thumb, Multi-ICE, Embedded ICE, and ARM7/9TDMI are registered trademarks of ARM Limited. Windows is a registered trademark of Microsoft Corporation.

All other brands and product names are trademarks or registered trademarks of their respective companies. All configurations are subject to change without notice.



Sophia Systems Co.,Ltd.

URL: <http://www.sophia-systems.com>